Constructing Cluster of Simple FPGA Boards for Cryptologic Computations
نویسندگان
چکیده
In this paper, we propose an FPGA cluster infrastructure, which can be utilized in implementing cryptanalytic attacks and accelerating cryptographic operations. The cluster can be formed using simple and inexpensive, off-the-shelf FPGA boards featuring an FPGA device, local storage, CPLD, and network connection. Forming the cluster is simple and no effort for the hardware development is needed except for the hardware design for the actual computation. Using a softcore processor on FPGA, we are able to configure FPGA devices dynamically and change their configuration on the fly from a remote computer. The softcore on FPGA can execute relatively complicated programs for mundane tasks unworthy of FPGA resources. Finally, we propose and implement a fast and efficient dynamic configuration switch technique that is shown to be useful especially in cryptanalytic applications. Our infrastructure provides a cost-effective alternative for formerly proposed cryptanalytic engines based on FPGA devices.
منابع مشابه
FPGA Implementation of a Hammerstein Based Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects
Power amplifiers (PAs) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. Although most existing architectures assume that the PA has a memoryless nonlinearity, memory effects of the PAs in many applications ,such as wideband code-division multiple access (WCDMA) or orthogonal frequency-division multiplexing (OFDM), can no longer b...
متن کاملThe Theoretical Development of a New High Speed Solution for Monte Carlo Radiation Transport Computations
The Theoretical Development of a New High Speed Solution for Monte Carlo Radiation Transport Computations. (December 2005) Alexander Samuel Pasciak, B.S., University of Washington Chair of Advisory Committee: Dr. John R. Ford Advancements in parallel and cluster computing have made many complex Monte Carlo simulations possible in the past several years. Unfortunately, cluster computers are larg...
متن کاملA Hybrid FPGA/DSP/GPP Prototype Architecture for SAR and STAP
A prototype system is described that demonstrates the advantages and trade-offs associated with the combined use of different hardware technologies for two embedded radar processing applications. The primary metrics of interest are size, weight, and power utilizations. The system can be configured with FPGAs (field programmable gate arrays), DSPs (digital signal processors), and/or GPPs (genera...
متن کاملUltra-high Speed Monte Carlo Computing Techniques Using Field Programmable Gate Arrays
Advancements in parallel and cluster computing have made many complex Monte Carlo simulations possible in the past several years. Unfortunately, cluster computers are large, expensive, and still not fast enough to make Monte Carlo useful for calculations requiring a near real time evaluation period. For Monte Carlo simulations, a small computational unit called a Field Programmable Gate Array (...
متن کاملFPGA Implementations of a Parallel Associative Processor with Multi-Comparand Multi-Search Operations
Multi–comparand associative processors are efficient in parallel processing of complex search problems that arise from many application areas including computational geometry, graph theory and list/matrix computations. In this paper we report new FPGA implementations of a multi– comparand multi–search associative processor. The architecture of the processor working in a combined bit– serial/bit...
متن کامل